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ABSTRACT 
A cc.ntr-ollc::r was built to intcrf,::.·.-:e tr.e .SCC-GSO .;er:.cral pu::.-pose 
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The University of Nissouri at Rolla co:1-oputer laboratory 
presently has a.Tl SCC-650 general purpose co:nputer \vi th a 4, 096 
word, 12 bit per word rr.emory. A Telety~ I·~el ASR-33 input/output 
writer., contair~ng a keyboard input and puv~r tape reader capable 
of transferring data into the computer at a rate of ten char~cters 
{six bits) p.::r :::.econd and a printer and papt2r tape p .. mch capable 
of outputing information at the SaiTr~ rate, \;'as supplied with the 
computer. 'I'his paper-tape input-output enit is extre~ly slOT.v in 
co:np<~rision vli th the cc;nputer' s two microsecond cycle tirr.-~, requir-
ing in excess of 20 l.l.~ .. r:utes to read in so:-ne of the l~.,rger programs. 
'I"nc small sl~Z! of the corr.puter m.=mory also places sc::vere crmst.ra..ints 
on such prograr.ts as the For::rct."l Ccrr.pih~r which IT1ust be loaded in and 
executed in parts. A faster I/0 '~ev5 .. ce is clearly needed to more 
fully utiliz~ this computer. 
A Kt:nnedy increm2ntal v;ri tel continuous rend tape unit 'da.s 
se:~lecb~d DS a comprcmise behoJeen sp2ed und monetary considerations. 
'I'he auvantages of incren'Cntal magnetic recording over parer tape 
information handling are substnnti<J..l. Not only are speeds m11ch 
higher ( t .. he 4, 09G wor.-d rr.emory can be filled in ten seconds and 
durrJ..>;::d onto tape in 30 seconds) and reli-3bility greater but costs, 
considerj_ng n2cessa;:y conversion tim? and harclv1are controller exp-~nse 
for other faster I/0 devices, are rm1ch less. 
Vli th the purchase of this tape unit the problem of designing 
and building the tape deck controller remained. All instructions 
1 
r:0cessi.1cy to the efficient use of the te:.p·~ lliU t hu.d to be ce.coded 
by the controller and the necessary siynz.l sent to the tape deck. 
All thE> timing information, especially crit.ical during data tr.:....nsfers, 
h<::.d to be rr.cni tored c-o~'ld controlled by th5.s device. 'Il1e complete 
d~sign information for this controller as well as its or~ration 
in$tructions are ~1c subjects of this thesis. 
2 
3 
II. TAPE DEO< HlSTRlJC'1riONS 
A. Contin·.1o1.1S Read/Incremental 'l,.:ri te D2scription 
'ri:e Keru-.~dy I~odel 1400R tape df.!Ck is a continuous rer:iC:/inc-err.'·!rd:al 
write md. t. Data is presented to the recorde.c as l:::vels on i t.s six 
data 1 ines. A s~~venth l~ne .:.s used to rec·:-;,rd the j_ntc:rnally gen<'?ra.ted 
odd parity. \.Tpon recc:tving a vJrite co!:".r;~u.nd, a. sing~.e chacacter (s.:ix 
bits) i.s recorded and thf~ tape ad'lances one increrr.er1t- 0.005 inch at 
200 EPI (bits per inch). A timing pulse used in co;1.junction with the 
COi1.-tim;.::;us read operatior. is also r~corded \Y'i th ec~ piece cf .input 
dai:a. StandaL"d operating s1----.ecd for the write opc~ro.tion is therefore 
va.ri2.'Jle within a 0-300 step pe:r. second lirnit <::nd is dependent upon 
the r C:l t.c~ a:t .,.:i1lch the write corr.r~t;mf:!s are furnisl:ed. 'D1e tap.~ deck 
ccr.t.:!..rn.1C'JS ro:~ac!s at 1 1 CCO Cha.racters per 5'::C0!'1Q Hi th star-t-stop in 
l•::ss t:hr·n five cb.:.ir;:.ct.:c!:·s. It outputs pulses on seven data lines 
<:>r,d a cJ.o~k r:uL3e whi.ch app.<O:o.rs for each churact~r, cegardless of 
content, excer-t. for a.ll zeros. Data outp'llt the-refor~ appc;:rrs as a 
c':::ntinu:-.;us stream of ewmly spaced data · .. Jol:-ds toge tner v.ri th a clock 
siqn.Jl. 
B.. Pu:,_;rib'..l\:ton Controls 
Four rnem<::nt:ury pushbutt011 controls are available on the front 
p<X1(!l for lo~al coc.tr-ol of t.he tape deck. Trese buttons allow the 
user to place the unit in tJ1~ require:d concli tion for transferring 
dat~. 'l'hese functions can, ho·.~,ever, be duplicat<:d under rer:1ote 
control if the tlu:ee-wu.y Read-i·:ri te-!:k!~cte selector switch is in 
th~ Remote position. 
1. Lo.:.d--Fon,rard - t,·Jith the pov;er switch on, pJ:e::.;sir!g the Load-
For-..:21rd button cauE;cs the t.-1p2 to b.~ fed fot-w.Jrd .:t 1,000 
stc~ps p-.::r second in ..;e;:.rch of the bcc;;_nning o.f tap.= reflr::c-
tive strip. If the selcct.0r :: .. dtch is in ciev::r the \·:rite 
or the Rerrote position a 3.1 inch bct::.i.nning of to1--e gup is 
pnx'uced .i.r:.m:dic.b~ly a.ft:er th(~ bestnning of t.-i?e matke:r .is 
sensed. If the S'.d tch is in the Reo.d rcsi tic:1, no cr.p is 
gener;:o.tc~d ar:d the ur..i t hc>l ts whc~n th:? b;gir.ning of tape 
marker is sensed. If p.tes:o;ed at any tirr.~ oth0r th<in for 
load operation, I/).'Jd·-FO.C\I:ard cau~es -~he tape.:~ to be ac~vanc;d 
at 1,000 steps per s0cond as long as U:e b·utton .L> c:-~prc~>sed. 
Tar:;e Js erased as it advancc~s if the mi'.1.'.::hine 1s Hcaoy. 
2. Rc~ady - E•~ady li9ht indicates the tape deck is pt:cpz•red to 
accept di:lta. It j_s on at nll tirr12s aft::·r t.he beginning of 
l::2.rx.; marker is sc:r.sect except •:!hen a Rc:•.vin:i cc:PJflaLd i::> given. 
It nr)i_-r:li:llly achie':~~s this state automati~ally as described 
aDO'fi~.. Pressing R>''J.ciy a...'1d Load.-Fon:.::u.-d t:o:jcther \<Jill plu.ce 
the unit in U:e Ready condition witbcut the presence of the 
l::egirmir~<] of tape marker :i_f dc:-;ired. 'Ehis option is handy 
if th~ tap~ deck is pc~t<:r>~d up sc:Te\-Jhere in the r:riddle of 
the l:Jp:! and it is desired to mo.ke the unit ready o.t that 
point eather than RcHind and pass over the h::!ginning of tape 
marker. 
3. FLI..e Gap - A standard IBPl flle gu.p with file mark is inserted 
Hhcn butto~l is d2pressed. (~ce Apf~ndix E.) 
4. Re\vir,d - Once initiated, Rewind c<mnot be stop~d u~1til the 
tegJrLning of tape is reached. Tdpe \.,._:.11 stop whfm the load 
polnt reflective st ..cip is senscci. 1':",2ctia -v;ill ccrry the 
4 
n~mcve tnpe th; Lo.=::d--For•..tard ::;.:-:d Rewind pu::hbw ttons rcust 
be pressed sirrultan.?ously unl:il ta~ r"-..ins G·ff the take~up 
reel. 
c. Lo:.ic..li.ng Instructions 
1. C:p~n C.ust cover by inser:ting mic".dle fingc':r :in the circular 
indent"lt...ion on the left side of the dust covr:r c.nd pulling 
t:JentJ.y. 
2. I' lace a i 7ull reel of tape containing a beg.inr ing of ta!)e 
xcnectivc strip on tho:! supply reel hul> (h,ft.). H:tl<c sure 
the reel is on F~rfectly strai_ght bc:fcre the knob in lhe 
center of the tai.X~ n~el is tightened by turning it in a 
3. 'l'h:r:c·ad ta?C through guide, over r.co.d and o.cros.$ cap::;t,3n 
lo tr.:b~-U? reel (see Figure 1). 
4 ~ h·ind •.;everal tur-ns ma.,.""lually on tiliu::!-llp rE:·el (be sure not 
to wind the tape passed the b(-::ginning of tar::c reflective 
5.. :liakL'! su.t.~ U:e toggle s•.vitch located hclc·w the l2ft hub 
1n;:;idG the dust cover is in th(: ON position and that the 
.!"<.ead-Hri te-Ren1ote selector Svli tch on ~he front panel is in 
th? P.:=mob~ pos.i.tion. 
6. 'f'Jl':"n S-Pac pO\vcr switch (toggle) to the ON position. 
7. f'•>\-JL~r up the SCC--650 computer as follo·,..'s: (a} hold the 
;3tr::...rt l:ut..ton down, (b) depress Powc.::- On button, (c) after 








clear all n~gisters in the S-Pac cubinet.) 
8. Press Load-Por .. mrd pushbutton on tar,~ deck c:md release. 
The machir,e will secrch for the bcgJ!1j·ling of tar:~:! rn-:1rker. 
9. 'l'he Ready light should no.·t be on, indicatin9 thc..t the- recorder 
is ..:cady to rec•:ivc data. 
D. :I:nput/Q.ltpUl:. tnstr:ucticns 
D:ita i~rc>..-"'1sfer bet\o;cen the SCC-6'50 and the KE'nn:~dy I·bdel 1400R 
tap:= ctt~.-:-]{ is accomplished exclusively over the I/0 cuss ( l:.h~ dlr.:~ct 
r:;-::.:-:.\"-.ry acc,;;::::s ch<.." . .nnel is not used). A resident prugr.:.• .. :;1 in th•:! ~entral 
proc-;::;.;~;~_;1g unit: (CPU) is required to: (a) s0lcct the d2vicc and 
condition it for data transfer, (b) determine -wh:::m the device is 
ro<~dy t.o b.·ansfer data, (c) monitor ccmt-rol functions \Ji.thln the 
d~vic•~, and (d) terminab~ the device at corr.pleticn of information 
transEe;:-. Tne I/0 ins tr.uctions, \·;hich <Jre used to e1.ccomplish this 
Of..---eratlon Cede 
I/0 Cornrnand 
Fiq11rc 2. The R Register F'ormat for I/0 Instructions 
1. Operation Code - The o1x:·rat.io~1 code fer the I/0 instructions 
i...s (0001)2. 'l'his d·.~code is a.va5.lable at U"e interface as 
(IOPB-). 
2. I/0 Corr.m~..nd - 'l'he thrze signals (ROilB-), (}<.OSP-), and (RC6B-) 
repres.ec1t each bit of ti"1e I/O cor.'··"and. 'Ihese signals are 
available on the I/0 connector and are decodf:d by tJ-,c external 
device to deterr;1inc the exact I/0 co:r~rnand. Four of the most 
frequently used I/0 comrr.ands have been dccodGd by the cer.tral 
prucessor a.'1d presented at the interface as (?T;\!3-), {TF'AB-), 
(D:.;TB-), and (SiJFB-). 'l'hese signals are the loqic .!\ .. "lD of IOP 
<:,:Jd fcur di:ffe.-r-c-Hi: co:r:binaU.ons of R04 ·mroJgh R06. 'I"nese 
fo:.Jr sisr:als r2pr~;.'.:cnt tr;A 'I'ransr:ti t to Accur:nlator, Transmit 
from A<::CU1nulator, Device Status, .J.nd Skip on D~vice !-'lag I/0 
3.. D:~··/.ice Se:!.e·<..:ticn - These £ive bits of the d.-~vice select 
ccd·~ 2 .. r:e c:~-:e<)ded by thrc: 2xternul device to deterrc.ine the 
c::::vlcc ·.~hich is to respond to the I/0 cor:unand. 'I'hey are 
pn::-~.;entcd as (R07J3.-), (R08B-), (R09B-) 1 (RlOB-), and (RllB-) 
at l:he interfa.cP.. 'Ihe codes for the d0vice ;,elf~cti.on portion 
cf the inst.tuction are ari:'i trarily a5si9ned a pseudo 0ctal 
cod·~ ccns.isting of two bits (#7 and #B) for the first octal 
m:Y.:ber ar.d three bits { #9, #10, and #11) for the second 
ectal nuu\bcr. 'I\.;o dcv.ice codes hnve been rescr•.,;ed for the 
Kennedy tape dec~: (a) '14 - MF~:Jn'7tic 'l'apc Read c-md (b) '34 
J"iag•~ctic •rape h'r.i te {\.;here the churacter ' designates octal). 
'!'he :!x'!.sic I/0 instruct.ion!i can nou be stated: 
8 
9 
a .• '0714 SEL '14 Select !>i3.gn•~t.ic Tape Head 
b. '0734 SEL '34 Se1ect I·jc<;_rne tic ·r-'3pe '.'Jr~i te 
c. '0654 T}~ '14 Terjl]inate Hagnetic Tdpe Read 
d. '06 '/4 Tm '34 T•::rminate !·~~.c;~rl"Lic ·rape '<:rite 
e. '0474 'l'FA '34 'frc!1Sfe-r fro:n Accumulator 
f. '0414 1'TA '14 Transfer to Accumulator 
g. '0614 EXU '14 E:.::ecute H:J.gnctic Ta1:-e Read 
h. '0634 EXU '34 Execute H::1gnctic •rape \<lrite 
i. '0514 DST '14 Input Device St.atus 
j .. '0534 DST '34 Input L1:2vice Status 
k. '0554 SDF '14 .Skip on Cevice Flag 
Eoch I/0 inst.ruction causes a. number of opP.rations to take 
plc.'.c::e in th~ magnetic tc.r:-e controller. A bdsic understanding of 
t.:.hcse Of-"""r.at.:.cns can be very helpful in \':ri ting effective sofh:an~. 
The eJ.cvcm basic I/O tnstruct:ions will tb?refore be described in 
mo.ce d<:'!tail. Foe a greater insight into the operution of these 
insU:.-uctions, the intere:>b~d r-ead0:r is referred i:o the logic 
d.i.aqrarr.s. 
.Select 1-!'lonet:i.c Tape Re'ld ......;;...:_....:..~-·-·--------
All flip-flops in the magnetic tape controller are cleared. 
'J'~e magnetic tape read select flip-flop is th2n set and the magnetic 
tr1Fe reader is electrically connected to the computer. 
Se lec:t Haqne tic ~a-r:;e Write 
. 
Al)_ £J..ip-floi)S in the magnetic tape controller are cleared. 
10 
rr.· . r .... . J, • t 1 t fl. r • 
.1ne.! n::~.gr.•;, l.:: .. ~apr2 wr1. c se ~~c 1.p-r.lop J.s 
tar::'C writer is {.:lcctrically cor:.n.?.ctcd to the co~: put:-~.::-. ~·r-:c tap~ ready 
fJ ip-flop is olso set sis:nifying that th~ controller :i.s n~<..!.dy for the 
anticipated TFA col'l.inar.d. 
•.r.~.nr.inate ~·1'1<'mctic •ra-oe r-~od or \·.'rite 
---·--------~----- .. ·---·----------·-------
All :flip-flops in the magnetic tap~ controller- ore cleared and 
the tap?! deck. j_s electrically di::.connccted ·fro:n the cc:~·p..1ter. (The 
controller, ho·J:2ver, rer.v:U.n.s connected at the I/0 buss.) This col'!'mand 
rr.ust r::<..:t be-: <;liven until the final data trc:,nsfcr has been cm.pJet'=d• 
The trG.gn<:~tic tap.= wr.i ter must not be terrnJnatcd until apprcxirn;ltcly 
3.S rrtilli!.:ec:cnds after the last Tr'A cc:r:r.and is given. P.n easy Hu.y 
to <>.ccofl1pl1sh this is simply to transfer one nddi tional piece of 
data a;,d thc:n terr:1lnate. 
•rrar.~.:..fer fr.o:n the AcctJr.-r,llator 
If the r·1c.gne: ttc tar/~ -.. n·i tcr .iz n~ady, the content.:> cf the 
a·:-: ... ~u.•ulator v.t·e transferred to the tape buffer register in the 
C0nb-oller.. '1i:.e computer than <;zecutes the next. secruentia.l instruc-
Lien. Since the wor·d length in the SCC-650 is 12 bits c.nd the 
rnagr;·:'!tic tape c!ec% has only six ddta channels, the cont.roll•2r rr.ust 
b..;o six--b.i. t trans£e1:s into the tape deck fo::::- t'ach 12-bi t 
transfe~ .fr~•n th~ co:nputer to the tape deck controller. E~:.ch six-
hit trans£r:::r: .Lequires 3.33 milli~:;econds; therefore there is a 6.66 
milli~:ec0!-.d tir-e lapse between ti1e cxecuti.on of b·JO .successive TFA 
d . •,.,n,1,..._n a TF," ·-.o·.tu-:F·'1d ls ex-r:cut.~d and the device is not con".J.1an s. c , , c..u 
11 
ready, the con:pu+.:cr skips the ncxt in:>truction. 'll1c contents of the 
a•::cwnulator remain unchanged throughout this instruction. Approximately 
30 seconds is required to dump 4K of m::mory onto tape. 
Transfer to the Accumulator 
Uhen t."'e first ·rrA co:nn1and is given, the magnetic tape reader is 
not ready and so the computer skips the next instruction. Ti1is corr.:T'and, 
hc,11ever, initiates two six-bit transfers fro::n the t<.1pe d•;ck into the 
tape buffer holding register in the controller. Each transfer takes 
orK~ millisecond to cor;1plete; therefore t.wo milliseconds after a 'l"TA 
comrnar..d is given a ready signal is transmi-tted to the computer. The 
data is then transferred into the accurr•ulator and the computer executes 
tr.e next sequential instruction. In this case, the transfer has already 
been co1npleted \-Jhen the TTA command is finally ex-=cuted and the tape 
d·2ck c<:~n be irr.rr.<_:>d.iately terminated if des.i.red. Appro~dmdtely 10 
seconds is required to i~ill 4K o£ memory. 
Execute Haanetic Tape Read or viri te 
--·-----' -
'l'he magnetic tape dt~ck is instructed to regard the contents of 
the accumulator as a command word. The rightmost five bits can be 
most conveniently loaded with the load accumulator literal command. 
F'igur-e 3. The Accumulator Format for Execute Instructions 
A04 - 1 
AOS ... 1 








Klke tap~ Ready. 
Loc.d-Fon.,rat·d, find beginning of tape lJ<~p, and rnake 
the tap~ deck Heady. 
Terminate a Remcte Loc..d-?orward. 
Initiate a Remote Lo;:::.d--Forwcrd. 





O~rate drive stepper motor in t.he forward din~ction. 
Initiate a. Rer:-,otc ReHind. 
AlO = 1 
All - 1 
G::::nerate a gap on the rna.gn<::tic te.p?. ':rhe type of 
gcp is determi.ned by the value of bit All. 
Initiate a1·1 End of Rccor:-d Gap. 
-- 0 In..i tiate an End of Fll·;; G.:1p. 
Gap CO!ffiT:ands will b~ ignored if the tap.; unit iz in the n~ad status. 
_Input D.:::v.ice Stc:_tus 
This corn:nund is a skip test which allows the computer to b::st to 
dr:!t..:~·:r-rn5.ne i.f all. duta tt""ansfers have been completed (tor..:.; 11<.-,·t r:.0ccssarily 
hal ted). If t.'1c Op<'.:ration is co::1pleted, the next inst:r\..;c:tion v1ill be 
exocui:ed ar.d the sb::tt.•.1s will transfer into the accunulator as follo.,.,.s: 
1\00 = 1 Tape uni.t is at end of reel. 
AOl 
-
1 Tape ll!1..i t is at the bcginni:r..g of reel. 
A02 
--
1 Tape is broken. 
A03 = 1 A gap is br:!.i.ng generated. 
A04 = 1 T'ne tap..; unit ready light is on. 
AOS = 1 A gap is beiwr r~ad. 
A06 = 1 Tape unit file is protected. 
A07 = 1 Tape unit Rcad-\'lri tc-Remot~ selector switch is in 
the vlri te position. 
A08 = 1 Tape unit Re ad-':lr:i. te-Remote selector switch is in 
the Read posit.ion. 
A09 = 1 Tape unit F..ead-'dri te-Remotf~. selector S\vi tch is in 
the P.err.ote position. 
AlO = 1 I/0 error occurred during last I/0 op.:!raticn. 
All = 1 Not used, ah;ays one. 
Skip on D~v}ce Flag 
This command is a skip test which allov,rs the computer to ·test 
to determ:i.r;e if the t.ape has located a gap -..!ht:n reading. If the tar..;e 
unit has located a gap, the next instruction will be executed. 
NOTE: 
Intert~pt and I/0 Error Facilities 
TI1e Scho Cneck Parity Output signal fro~ the tape unit is made 
,wailable at the inte:rfu.ce on both the externi11 interrupt (EXTIN'r) 
13 
and th·~ input-output error (IOE) lines. T\.,.o methods are therefore 
available to the prograrnrrcr for error detecting vthile writing onto tape. 
At present there is no means of program diGabling the exter·nc.l interrupt; 
:i. t can, hc:r~Jevcr, be dis3bled manually if necessary (see page 73). 
III. CO:JCVJDING R:-~r~\RKS 
An effo:ct v:as made in the building of the K:.mnedy Tape Deck 
co:-ttroll2r to C:bt.:-tin a pOI·Jcrful hard\.,rare capability. An effective 
sof'\:\Jcxe ~ackage, ho·~:evcr, is esGentlal to o:Otain xnaximum cenef:L t 
fco:-n th! avr:1ilcl~lc hu.tdware. An a~cess program, v-lritten in bootstrap 
fe;rmat t: •. n:i J oaded from paper tRpe \\>i. th tl1c ability to zcan the tape, 
locate. gaps, examine header lab~ls to find the dt?sired prog.car.~, read 
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this p.r:oc;ca;.1 into rr<'"mory star+.:ing at tl:e pt:-ogrdr~r,:r sp2:cified st.-:l.rting 
add :cess, and finally te.cm..Lnate th~ tape unit after t.he ~)rograr~.r.er 
sp:~(::i.fied e;;dir:g ?..ddr.:=.ss h<.>.s be~n filled, would be a txcn•::~:-.dous start. 
A 11 othe.r progra.11~3 cculd ti:en be p2r1:1ar..ently s tm.:-ed on tape and con-
ve:r:j c:·ntly <:.nd c:uickly aco-.=ssed once this progr2"'"'11 •,.;.:1s 5.1~ r:'.,?mory. Even 
tJ1~~ vn'i te progr<>..:T', usc~d t.o locate a blar:k piece of taps-, <:jf!ne:r.·ate a 
s;<:<.p, writ~ <l h•;ack?r labn:l, \4ri te the c<:si.rcd prOJr.'&"l onto tar:c ( o.gu.in 
sr•.:c.::..fying c,;-1l y the bf~rJj~ron_ing a:1c.i ending addresses), Hri te an End of 
F5.le Ga~)' ;;.nd f.inully ~:err:1Jnat:e the tape unit, could be among these 
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1. Card D~scription 
APPENDiX A 
S-Pac Information 
Nine different types of S-Pac cards were used in the design of 
the tape deck controller. The model number, ccsc!:"iptive name, as 
\oJell as the numher and type of circuits on each card is given bel0\-1. 
a. Th"::! I,:J,.ND Type 2 Pac, model nuHber DI-20 {2ll0-KC card) or 
DI-35 ( 5-}~C card), contains eight two-input Ni\ND gates. 
b. The Diode Pu.c, ill0del nurrber OC-20 {200-KC card) or DC-35 
(5-r·~,: card), contains one tv.ro-input NA~D sate, fJ.v~ t.:"1n!e-
input diod.e clusters, and two two-input diode clusters. 
c. T'nG: Parallel NAND Type 2 Pac, rr.odel nur~::ler DJ-20 (200--KC 
card), ccntains six b...ro-input NAND gates with separate load 
circuits. 
d. 'l'he Kl).:m Type 1 Pac, model number DN-20 ( 200-KC card) or 
D~I-35 ( 5-r·iC card), contains four two-j_nput NAND gates, h1o 
h;c-:lnput diode clusters, and two three--input diode clusters. 
e. The Puv~er : ... rnplifier Pac, rr.odel nunber PA-30 (1.-r-:<: card) or 
PA-35 (5-1·1C card), contains four pO\·:er amplifiers. 
f. The GrJ.tcd Flip-Flop Pac, model number FA--35 (5-1X: card), 
contains four flip-flops \-lith AC input gating. 
16 
g. Thr~ Counter Pac, model number BC-35 (5-!1: card), contains four 
flip-flops for binary counting. 
h. The Basic Flip-Flop Pac, rnocel nuir.ber Fl-"'-35 ( 5-!·:C card) contain$ 
fcur fl.ip-flops with DC input gating. 
i. 'Ihe ~lay l'1ul tivibrator/Pulse Shaper Pac, model number DM-20A 
(200-KC card) or DI1-35A (5.-l':.C cal.:d), contains three monostuble 
17 
rr:ul tivibrators with adjust~L-0le pul.::;c widtf:s. 
2. Circuit Description 
These nine cards contain only seven distinctly diff8rent d.rc~~lts. 
Ti1e logic levels for these c.ircui ts are -6 volts {lorJiC ON:::) and 0 volts 
(logic ZERO).. A brief descripU.on of each of these dxc:uits is given 
below. 
a. 'l''he Diode Cluster essentially functions as an AND gate in all 




Figure 4. Dioc~t~ Cluster Syri.bol 
b. rne NJ\J."''D Gate consists of a diode cluster coupled directly 
to .:1 single transistor inverter amplifier. 1"ncrefc.;:-e its 
S'}'TI'.bol follO\\'S naturally. 
Input 
Input 
Figure 5. NPJW Gate Symbol 
All inputs are diode buffered and t:he olltfut is either the 
voltage of a saturated transistor or the clamp voltage 
(-G volts). vihen all inputs are at -6 volts or open, the 
tr<.:msistor is turned on and t.'le output is driven to ground 
tr1rough the saturated transistor. If an ir.:;::.ut is at ground, 
tl~e transistor is turned off and the output falls to the 
cla!::p vol tagc of -6 volts. 
c. 'I'he Po.·;·?r Arnplif.ier is a logic cc~ivulcnt or tLc .S-P.::-ic: N! ... ~D 
gate <:md is used to drive heavy loc::.d;,, such ,.,_s cc:~c:-r,cn rc;,et 
lln·~s. Each pC",..:er ar:-:plifier has a single diode input plus 
node ~·nd h;o isolated outputs. (G\UTIO:J: 'J:-.e outputs of 
f->0\\"c:>r o.mpl:ifiers cm:not be shorted logeU:er t.Q r-crforr.1 an 
OH op.:xation.) Its logic syrr~bol is shmm below. 
- Output A 
Input 
-- Outp1.1t B 
Node 
Figur:c 6. Pc·.·:cr /l.rr:pU.ficr Syr;,bol 
d. ·:'he Be .. s.:.c Flip-Flop cin .. -ui t co:1sists of two cJ:·oss-r:onplcd 
l•!i-.!J'J J'ltcs with DC set and rP.set inputs at1d set and reset 
outputs. A fl.ip-flcp is considered to be in the o;·JZ state 
•,k:~";n Jts SE'I' output is a logic o;~s. Setting or resetting 
input resp::;ctively. A no-input signal is treated <:!.S a logi_c 






-- reset C~ltput 
Fi<Jure 7. Basic Flip-Flcp Symbol 
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e. The Gated Flip-Flo9 consists of b-.'o cross-coupled N ..... ND 
gates with AC-ccupled inputs. This flip-flop is set or 
reset each t:tm:= a positive going E-vol t step ts applied to 
the set or reset input resp.:ctively. A positive <;oing 
pulse applied to the ccmr71on reset input clears (r<~sets) 
all four flip-flops on the card. {See Fi~1re 8.) 
FA 
AC Set S 
AC Reset ---;R Reset OUtput 
Ccrr.rnon Reset 
Figure 8. Gat·~d Flip--Flop Syrr:bol 
f. The Counter P;'lc contains four 5-H.: counter sta<;:jcs which can 
be \'lired for binary op~ratlons o.;:- used a.s independent 
cor.:plr::mcnting fl.i.p-flops. The AC set end reset input func-
tion exactly as the Gd.tcd Flip-Flop above. A logic OUF.; to 
logic ZERO transition on the toggle input causes the flip-
flop to chc?nge state. Cascaded toggle flip-flops comprise 
a counter. A positive going pulse applied to the co:n.rnon re-
set input clears (resets) all four flip-flops on the card. 
(See Figure 9.) 
g. The Delay Nultivibrator (Single-Shot) has an AC trigger input 
19 
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sensitive to positive going pulses. Th·o o•Jtputr;, 2n as:3Ftt.icn 
and a n-2gation outpu-t (.see Figure 10) ace available on each 
circuit. Vorious built-in cap2.ci tors c. an be wired into t.he 
cl.rr:ut t to obtain the desired delay. Extcrnillly CO!mr:clcd 
car:~:ci tors can be used to obtain longer pulse v.ri.dths up to 
several seconds. A potentiometer in ~~e c.it:cuit can also be 
used to adjust the pulse \v.idth over the r,:mge detcrrni.r.ed by 
the p.:1rtic:ular capacitor selected. 
BC 
AC Set lt--- Set Outpui: 
Toggle 
AC Reset ---iR 01--- Rer;et Output 
Ccwmon Reset 











:figure 10. Delay l'<ultivibrator Syrabol 




Logic Level Converters c.nd Special Circ.ui tr:y 
1. Level Converters 
'l'he loq.~c levels used in the central processing \mit of the 
SCC-650 arc: (a) 0 vo"l. ts, repr0s<:nting logic z:;:no, c:nd (b) +8 
volts, r2px:e.~;·::,nting logic ONt:. S.tnce all the signals tltat ar~ c.""·ai.l-
ablE~ on the I /0 bu.ss are passed t11rough st<.mdat"d G:ivcr JnvPrt:r~rs, 
tr.esc r~i(jno.ls cp:t')2ar at the conr.ector as lc\.,r tn.:~ sigr.als, that is: 
( <l) 0 vel ts, representing logic ONE, and (b) +8 volts, n~pr.:::-·~ n'l i nrJ 
logic ":::no. The logic levels in the S-i'acs ( t:u.pe ccck cuntxollcr) 
a.::e: ( <"') 0 volts, representing logic ?..E;RO and {b) -6 volts, 
rcp:.:rJ:3(~nt:i.nc_r logic o:.~E. The logic levels in the t:;~pe dr!ck flr.c U.e 
(a) 0 volts, rcpr:esc::nting logic 
~~SlW, d~-:d {b) +8 volts, representing logic Ot~:~. '::hercfnr-e the h~vel 
convertt=;.:-s th"'-t are r.eeded bet\.:een the computer, conteoller und tc:·p~ 
deck are de::.:;:i.~·natcd as follows: 
a. LCl transfer- f.t·om the corr.puter to the ccntroll(!r 
b. LC2 transf,~r from the controller to the co;np11t~r 
c. I..C3 transfer from the tape deck to the controller 
d. U:4 transfer frcm the controller to the tap~ deck 
21 
The c.i.rcuitry for LCl and U.:3 ls exactly the sa:r,e (sec Figure 11). 
The speed up capacitor, ho·,·;ever, .i.s used only with the :t.25 n•mcsecond 
ti1-rting pulses corning .from the co:T'r'uter. 
'I11e L:ir-cuitry for LC2 and LC4 (see F'igure 12 und 13) differs 
only in the removal of the collector resistor, dice!~, and 25 volt 
power supply. This is done to prevent this circuit frcm loading down 
















~----~~------0 Output +8,0 
2N3904 
Logic Level Converter (-6,0 from controller into 






F1gure 1.3. V.Jgic L:;vel Converter (-6,0 fro:n the con;':r.-ollcr .into 
+8, 0 of i:he computer) 
A :;F"-~~:ial circ~Ji.t vms r.e<2ded to produce an 011tput pulse of fixed 
dur<~ticm <.cmd levc;l for. .:::tn input pulse whose duration vo.ried over a 
\•tide r.:'ll1'=;c~ (see Figure 14i. Tr:e input to this ci.':cui.t is capacitively 
/ 
coupled to trigq0r only on a -GV to OV transition. It:; output i.s a 
+lOV, 32 rnicrosc::cond pulse capable of driving a 2.2i< load. T'nese one-
shots drivt~ the tape deck's Hri te-step rnotor and nlso initiate both 
th<~ End of File and the End of Recor.d Gaps. 
3. Electronic Switch 
Two of these s~·titches are used to externally connect either the 
Remote Read Select or the Remote \•Jrite Select sigr~al to a +lOV ( approxi-
rnate) power source. (&~e Fi<JUre 15.) v;hen the input goes fro:n OV to 
-GV th(!re is continuity between the +12 volt supply ar·,J the \'!rite (or 
i·~<'~ad) Select tcnrd.nal. 'I11is configuration is capaolc vf handling a 
200 milli..:~·,rx,:rc current as spec.t:fl,..:d by the tape deck manual. 'in1.en 






















































































































































































































































































































































































































































































































Tape D:'ck end Corr.pl..:tct:' S Lgnals 
Figure 16 is a block diu']t"arn of tL~ sy3t:e::t interfaces. It 
s:ho\vS how cutput signals origin;.:iting in d:~ t::;p: l:n.i t 2.i'1d t:.e cc:-:tt>.ltc:::r 
are brought tog2ther in the S-Pac c.:;.,~inet \•:here the: S-Z'2c lo!Jic cards 
exe tr:c:on used to control these sign,:;ls end :::end t:'le a.pp:-op.::-iate inputs 
back to eitht:r the tape deck or ccmpu-!::.er terminal. 
Connections betv:een these various interf,;ces <'X.; lis',;.: .. d i:-1 Table I 
throuc;h T2ble VI. The Ker.nedy Tape D.:ck signals 2.n~ c·.?scntcd in c>.:t.Jil 
.:Ln the notes follo.d.ng Tc>ble I ar.d 'l'r:_ble IJI. D.~~:,:ripticns of the 
SCC-6SO com~;uter signals can be four.d in the s.c.c. Interface iJescrip-
tton K:mual. 
T.J~.)le VII. contains a li~ ting cf all the abbrcvidtior.s 'l'2t.:d !n the 












































































































































































----------------------- --.-------------- .... ---------------
Kenn2dy Tupe Ll::ck '.:lr-i te Sign:1ls 
End ot Recc•L'd Input (l) {2) 
End o.f Filt~ Inp1.1t (1) (3) 
~~Iri te-Step Input (1) (4) 
He<;.dy Output (5) 
Echo Check OUtput, Char.nel 2 {6) 
Hen;ote Load-Forv.1ard (ti) ('7) 
.S:i.gn.:::l Gt·ound (3) 
Data Tnput, Chanr..el 1 {9) 
Data Input, C.1lanncl 2 {9) 
Dac<.l Inr.;ut, Channel 4 (9) 
Da.t,:l InFut, C!1a~1n.e 1 8 (9) 
Data I.r;p~J t, C'hc-:mn.cl A (9) 
Ddta Input, Chm1nel B (9) 
Echo Check Cutput, Charmel 1 (6) 
Rcrr:ote 1~c~;-::..;:t (1) (10) 
:::cho Check C11tput, Channel 4 (6) 
Echo C.11CCk 00tput 1 Chann~l 8 {6) 
Echo ChecJ-: Output, Ch<.u-m~l A (6) 
Ec!1o Cl1cc:< O...ttput, Chanrel B {6) 
Echo C11cdc Output, Ci1annel c (6) 
Echo Parity Check Output {11) 
Erld of Tape Output (12} 
Tav~ D:~ck 















































Table I •. Connection List for Kennedy TCJ.r;e D.xk \"Jrit.e Signals bet.w::en 
Tape and S-Pac Back Terminals 
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Load Point Out?llt (13) Pl-Z A··ll 
B.r:ok0.n Tape O.:.trut (14) Pl-a A-12 
R .. ~mote Heady ( 15) Pl-b !WT US?.D 
Rr:;>note R(",Ji.nrl ( 15} Pl-c E--18 
Parity Cut-/Data In, Char;nel C (17) Pl-d A--·13 
Gap in Fro.::css Outp..It 08) Pl-c A-14 
-10 volts (19) Pl-f NCJr us~~D 
-tlO v0lt~ (19) Pl-g 
Cha5s1s Gr:·ound (8) Pl-h C-03 
r~vcrsc I~vcl (20) Pl-1 A-08 
Pl-m NOT USF;D 
L ___________ _ 
Table I •. Connection List for K•:-nm~dy •rar--e D:~ck v·:rite Sic_:;nals beb•r'en 
'1\'lpc and s .. p ac Rack Terminals (continued) 
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NUI'ES: 
1. Pulse .i.nput to ta~ d'"'c.K' V 10V v OV t 0 
- t'~ ""'"' ' 1=+ , 0""' o .sv, pulse duration 
cf 32 microseconds, rise tirr.e of 0.4 microseconds, fall tim.~ of 
0.8 microseconds. 
2. Thi.s pulse ir.i tiu.tcs a 0. 75 lnch record qo~p. The G""p 1' n p o _ ·.:.. . r cess 
Output signal dr:ops to 0 volts \·Jhile the gap is being generated. 
3. This pulse in1t.i.~tcs a 3.4 inch gap containing a file mark 
(b.in:'.lry 60) and its longitudinal cr.ec:k characte-r follo-.. ;cd by a 
0. 75 inch g-::tp. The Gep in Frocess CX.ltput sic;nal d::-ops to 0 
volts .,,hilc the gap is being generated. 
4,. The \1,1ritc-Step !i1f!Ut. and the R..;rnote Load-For:·,..r<Jt"d sL;nals rm.1st 
not br~ applied sir.ul t.aneously. 
5. Output level, Vl"=+lOV (low :ir<r.:c:dancc), Vo==OV to O.SV. Th.is 
output i.s OV as long as the beginning of tap:~ mco.r:kcr (BGT) 
isn't s~nsed by the phot:ocell. It is +lOV after the BOT is 
sr;;on.s0d dr.d remains at this level during all input cormnands 
except Hc\dnd. CAU'riON: Do not shor.t this output to ground. 
6. Output pulse, v1 -=+10V through z0 =1K, v0 -:::0V to -r o.sv, pulse 
duration of 20 m..i.c:roseconds, rise and fall tirrr~ less than 2 
nl..tcros(.::conds. r::l:ho outputs f.com Data Chnnnels 1 thru B are 
U.~.,.d t r- t -~ ar1 E:c:ho parity charnc tE r, w:1i1:h is then 
.. ~.... :o c;e n-:: . d e 
comp-'1red wlth the Echo Check output of Chi3JU'"lel C in an 
r:xcl~J:;iv~ CR ci.rcui t \•:hich indicates FALSE for li~e inputs 
a'"d 'l'hUE fer unlike inputs. 'I1-1e output of the Exclusive OR 
circuit is brought out as th~ Echo Check C....ttput. 'l'hese sig:~<1ls 
are b.cought out for use in external circuit if ck~s.ircd. 
7. Input levr::l, V1'-=+8V, Vo'"'OV to 0.5V t Zin=lOK. ~;hen t'bis level 
is high, it duplicates the function of hold:ing the Load-Porward 
pt:shbutton depressed (see Not.e 21). 
B. Signal Ground and Chassis Ground are not interconr;r.:-:r:ted within 
t:hc unit. All grounds are shorted together on t•-·rwinal strip G 
on the bc.ck of the S·-Pac cabinet. 
9. .Input leve!l, VI=-+8V, Vo:=:-OV to 0.5V, Zin=lOK. Level must be 
applied no 1 ater than the leading edge of the ';;:ri tc-Step Input 
sigr~al must remain applied for at least 100 microseconds there-
aftc:r. 
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10. 'l'h.i:; lnput is used to write the Long.i tudinal C..1":eck C:'1a..ractcr < LCC) 
\vhcn the recorder is operated in the synchr·onous ( 1000 steps per 
second) mode. 
11. Pulse, v 1 =-=+lOV through Zo=lK, Vo~OV to + O. 7V, pulse dura.tion 
15 microseconds, rise and fall time less than 2 microseconds. 
Output appears approx1mately 60 microseconds aftcL~ \vrite-Step 
corr.;r:,::.nd is given. 
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12. A photo c-~ll <'~m;>lificr pt:'oduc~:~s 21 r:csiU.ve D.C. ll:\1<~1 • ..-;hich 
which is '.C)lao~d on ~'1-.,f~ J...'n,...cr r:0.r·tt"o·n of •--\.., .. ,....,nr-tt"·- t ,-~ 
_,,- ., . .-- . - . w.~ '"'':; -t~ ',_ a, .... :;;, 
?U.Ssc=::s ~Jndcr th~; photo cc 11 sensor and cau,::;cs aC:di tionul 1 ight 
to reach the Fhoto cell. 
13. Output level, Vp:.;.OV ::hroucJh Zou-c=lK, v0~ov tr:' -1-0. sv. The load 
point (b.::g:Lnning of t0:·".:::) phcto coll a:nplificr operates .i.n the 
sa.rrc fash:Lon as the Er"d of Tape photo ..:ell ,:-.::.plif.\.er, but the 
rcflr~ctive st.r1p is lt.U.<~ lccatc:d on the q;t-:=r r-ortirm of the tape. 
S(:::nr;cd. 
11. Outpu·t l~vcl, V1-=~-8V t:!lrcugh 2 0 ut=1K, Vo==CV Lo c.sv. A photo 
cell s~~nsor is located unck~r the mi.lgn~tic tap~ and scns:<:-s the 
light fro:n t-...:o exciter lamps. TI1is Ji(jht is normally blocked 
by the<! tape i t:self. O.Jtput go:>s to +8V whr:n t·:i!='C is br0kcn. 
c:ir.cui ~;, pulse duration 32 rr.icroseconds, rise! and ft.tll tin<= less 
than 2 rr-.lct·osec:onds. 
16. Pulse, v1=-0V {into 5 IT'illiCJnperes ctu-.nmt ~ink), Vo=opcn 
circu.i t. Exb::>n1.al logic in the .S·-F<:H.; rer:-o'.'<:>S the ground 
(n<..'cc:;~:;eLy to 5.n:ttiate lk··.·lind) as so·:::n a::; the bcginrling of tape 
marker is Genscd. 
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17. Jntc~rnal vertical odd pactty appC!<:Jrs on this line-! for nsc in 
e:>:1:ernal circuit if desired. v1=-+8V throush Zout=2.2K, V0 :::0V 
t 0 c:y ,.. • · Z lOK o •. J • , u.nJ.Hr..J.rr. ··L = • 
18. !.;_;vel, Vr=-OV to -+O.SV, V0 ==+10V lhrO:.l<Jh ZCAlt=lK. 'li1is output is 
norr~,ally -; lOV. It goes to OV only when a gap is b~ing generated. 
It therefore remains +lOV at all tim::s \..Jhile .!.n the rend mode .. 
19.. Inb?rna)_ po.,,.er supply volta<;es dppcar on these pins. l:.,·;:.:imum 
v;hilc -,;r;·1tc--Stcp co:n:oanrJs are being applied, uB long u::; thC! l'lrj_tc-
S\:t~p cc·hu:'and dc.0s not exceed 500 f:Ulses per second at that tirr:c. 
Th•~ st-•.:ppc:r motor· \<iill operate in reverst:~ <lS long as the +8V 
level is maintained. 
21. L.r:!vel, v1 --=0V to 0.5V into 15 rnilliainpe.rcs curt:c•nt sink, V0 ::::+l0V 
or open cin:ui t. This line pc-J.ralle ls th~ Load--F'or11:ard push-
button nnd allc:.;s it t~ be duplicated remotely. 
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Kt.!lli'"l~dy Tap:! D:ck \·iri te Signals Prinh:d Circ1.1i t Dch~r(l .S-.-Pdc F 
-·-·-----~ 
Input C"-..:. tpllt P<mcl 
1---
---
End of Record Input (l) 9-h 9-m H-5 
2nd cf Fil':! Input (l) 9-K 9-P H-6 
\'ld. te-Stcp Input (1) S·-F 9-I.. H-7 
Ready Cut put (2) 6-K 6--S C-3 
Echo Checic C..,utput, Cha..nnel 2 NOT USED ~OT U.SED NC/L' USi': D 
Rr.:rnot.e Load-Forward (3) 5-f 5-n C-6 
Data Inrut, Channel 1 (3) 5-.. E ~-~ D-4 
D<.tta Input, Channel 2 (3) 5-D 5-L D-3 
D~~ta Tnr:nt, Channel 4. ( 3) 5-l 5-t r:~2 
Data Inp,_:t, Channel 8 ( 3) 5-k 5-s D·-1 
Data Input, 01annc~l A (3) 5-- j 5-r C--0 
Data Input., <..'11e:mnel B (3) 5-h 5-p C--7 
Echo Check. Cut.put, Channel 1 NO'r USED NOT USED !\OT US?. D 
-
!1emo1:e Reset (1) NOT USED ~OT USED (JOT USE D 
Echo Check Output, Channel 4 NOT U.SSD NOT U!>?~D r-: ~:JT 
uc.~r.~ 
.. _,.._. D 
Echo Check Output, Channel 8 NOT USED NOT us::o 
r--'r··n 
.i,J1 !J.SF: D 
Echo Check Output, Channel A NOT USED NO'l' us:.-:n NlYI' USE: D 
E:cho Check Output, Channel B r--.;ar U.SSD ~WT USSD NOT us:: D 
Echo Ch~ck Output, 01<:H'.nel c NOT USED NOT USSD ~:ar USE D 
Echo Parity Check output 3-e 3-m F-5 
End of Tape output (2) 6-J 6-·R C-4 
Lood Point Output (2) 6-H 6-P C-2 
-
Tabl'= II. Connection List for Kennedy Tape D2ck v:rit:e Si9nals b<:>h;ecn 
Printed Circuit Boards <.md S-~ac Front Fanel 
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·----------------------,----------
Printed Circuit Ro<1rd S-Pilc Fn: .. nt 
T0~ D:-:::k i:Jri te Signals 
r;;;;:_ I Ou~F"t 




Rmr.ote Ready 8-k 8-s I-6 
ncmote Re:~:tnd (4) 8-j 8-r H-t3 
Par5 ty Ot:.t/Data In, Channel C (2) 6-E 6-H B-8 
c_;,3.p in Pro:::ess Ou.tput (2) 6-D 6-L B-7 
Rcv<:-r.se Lr.:vcl {3) 5-e 5-m C-5 
8-l 8-t I-3 
~------------·---------------------------l---------
Table II.· Cormection JJ.st for Kenr.cdy Tape Ceck '!Jd.te Signo.ls bch:een 
Pl·inted Circuit £3'-'ards and S-Pac Front Pa"1el (co;Ltinued) 
NOTSS: 
l. Frintf.!d cj_rcuit boa.rd ;;9 con. t-"l.I"'"' four or.'"-·-''hots. ( ~ .._, . - See Fi<:;ur~ 14 
for circuit d·::scription.) The .input of the cnc:--shot is con-
n::ct~d to the S-Pac front p:.lr.el Hhile the outr..:ut is connected 
to ::he bctck term..i.nal. 
2.. Printed circu.i t board cif6 contains b.·X? l ve logic lcve 1 converters. 
In this application a signal from the tap~ deck (logic lr~vels OV 
and OV) is input into the S-Pacs {logic J.cvels OV and -6V). 
Fis-• . u:e 11 for circuit descr:i.pt.ion.) 'l11e lnput to the l(·vel con-
verb~r (b.:tse of the b:ansistor) is connected to th~ bac'-c termini11 
whil'.=- U:2 output (collector) is cornc:ctcd to the frcnt p<mcl. 
3. Printed circuit board #5 contains twelve logic le:·;el convcrtc'!rs. 
In this application a signul from the S-i?acs Oosic levels OV and 
-6V) is input into the tape deck (logic levels OV and +8'/). (See 
Figure 12 for circuit descrlptior..) The input to the levol con-
verter is conncctPd to the front pan2l c:md the outrut is connected 
to the rear terminal. 
4. P:rinted circuit board #8 containr; special circuitry. In this 
application OV a..Yld o1~n circuit are needed as G'..ltputs of o. logic 
level con•Jerter. (Sf'!c Figure 12 for circuit dc'.sct·iption.) The 
logic l<>vel converter is exactly like the or:c described in Note 3 
(:_~xo~pt th.J.t the collector res is tor, diode, and po'~?cr supply are 
removed. 
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Kc:nr.cdy 'f.'apr~ r'-+~<.:k Reed Signals 
------
Data Output, Cha.n!1Cl 1 (1) 
Data Output, Chanr.!.:1 2 (l) 
Data Out.put, Chc:mnel 4 (1) 
Data Output, Channel 8 (l) 
Da'l:.a Output, Channel A (1) 
D~ta 0Jtput, Chann<~l B (1) 
Data C'utp•.tt, Channel c (1) 
Cleek Output (2) 
Gap C<:!b:Ct Cutpu{:. (3) 
n~~motJ1 P<:· a.d Select (4) 
Rc;note •..:d.te Select (4) 
:-:elect Com:Ton (5) 
File Protect OUtput (6) 
~<J::-lte Status (7) 
Re:ad Stu.tus ( 7) 
Rcrr:ote Status ( 7) 
Long.i.tudi.nal Check Character (8) 
Longitudinal Check Character (8) 
Signal Ground (9) 















































Table III. Cor.r,ecticn List for Kennedy Tape LV~ck Pea.d Signals between 
Tape and S-Pac Back Terr:Unals 
l. F'·lls~, V1=+lOV through Z0 ut=1K, V0 =0V to+ o.sv, ~0 r.-ti..crosccond 
1:ulse ch:ration, ri~:;e ";.nd fall tirre less than 2 microsr:conds. 
Pul::r:s c0incide ·~Jit:..l-) the Read Clock O:lt?ut ,o:lsnc:11. 
2. ;.:>u.lsc, V1=+lOV t:hrcus;h Zout=lK, i/0 =-0V to+ 0,.5V, 20 m.i.cro::econd 
pulse durat.i..on, rise and fall time less than 2 microSQCOnds. 
Pulses coincide! ~.;ith the pulses on th'! dzta lines. 
3. Level, v1 :::.0V to + o.sv, V0 o:o+l0V throu9h zout-,JK.. This output 
goc s to + lOV v-;hen a bL:mk more then b..;o ch.,r.actcr r..;r ·0aci -:;gs in 
•o~.idth is read. AssuiT'irVJ data in th~ strmdard format is be.!.ng 
r.-c:t~d, the gap deb::ctor output ·.;ill be positive dut·ing the block; 
.it: \vi 11 d.cop to zero 1:--:-b:ccn the end of the block and the 
Lor..gi hid.Lnal C1-;.eck Character. Upcn reading the LCC, out:put vlill 
a9a.tn rise and then fall as the inte.r.rccord gap ls entered. 'Ihe 
i.CC app~ars at th~ data cutput. 
11. The Re.:note '•id.te .Sel0ct ar:.d the Remoh~ Head s~~lect signals are 
u.scd :i.n ccnjunc~ion w.ith the Selector:· Common o'..ltput: slc.:;nal (see 
Note 5) wh:!never the front par.e 1 \·:ri te-Read--P.cr..otr~ s·di tch is in 
tLc R~·;mot:.-:?. position.. In any other position of the frcnt pa~cl 
!:'-Wl b:h, these inputs are opc;'1 circuits. 
5. L.-.:;vel, Vr'·"'lOV (low imr--c:dnncc), V0~0V to+ O.!N. V1 appears 
,..,hen.:!·:cr Ready output (on pl) is pres(:mt. This line must be 
extcrn~lly sto~i tched into either Rsmote Read or Remote \'Jri te Select 
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·10 
input (not. ::;ir:-:ul t<::r,~·cusly) to contxnl thcs:,! L1t:~:tion.s rc>:>lely 
\-.:hc-r:~~vc r. the front pc.r:e l '.\.c i t-e-R~a.d-Re:r;:o t.:e s;·;i l:c..h is in tr.e F.cr-:(Jte 
pos.i tion. 0.J.r:--t':C1!.:. throu<Jh tJ:e excc'rnal s· ... :i tch vJ.ill r:ot e:xcct-:d 
200 rnilliarr.r:eres. Ct~tUTION·. Do not ·-'•ort 'ht's l1'r:,.,. ... ) .-- u d 
• • • • -~L. ·- . ··- L.< c_; ... ;: l! • 
6 • .L::!vel, V1=+lOV (lew jmped.:mce}, V0 =0V to+ 0.5V. A filr:: protect 
S'IJ1tch is located under tl;.e left tttp·~ reel. If a file p.cotcct 
ring is on this ree-l, the s;vitch will be d·:pre.sscd, th'~ File 
sible. v1 appears \olhcncver writi.ng i.s ~ttor~:~::.:ed. \JiU~c<:t Lhe file 
prob~ct ring. ( 'I11e ta1->~ cannot be.~ \•:r:t tL:-n en '"'i +:.h the~ :file 
pr.oJ.j:;ct rins off.) CAUTION: Do not. shurt-·.:~ret1it this li1~c to 
ground. 
7. Rc:'c:·.d, ~·;_cite, or Per..ote Status line .is conr:ccted t-.o sign.,l c;~ound, 
depending on position of selector s·,.,ri tch en f.rcr:t of u"li. t. Jf 
not con.nr.;cted to ground these inputs app.~ar as O):-<=cn c.ixcui t::;. 
8. To inhibit the output of t:~:e Longi tudin<1l Check 0:.1ractcr ccn::e-ct 
F-'i--2:!. t,_, P4--22. 
9. Signal Ground and Cnossis Grot:.nd ore 2:_~ot 5 ..nt·~.::ccu:·.~cted wi t!-dn 
Lhe unit. All grounds a:ce shorted tcc_;ct1:nr o;1 te ::r·linal strip G 
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··------------------r-------------~r-·r __l_·n __ t~_-_d __ c_j_rcu~roord~·S-Puc ~rent 
Inr:ut Output p;:,tv:l 
----------------·------~-------- -- --------
Data ()utput, f11<.mnel 1 (1) 6-1 6-t B-2 
Datd O·Jtp-..lt, Channel 2 (1) 6-k 6--s B-1 
Data Output., Channel 4 (1) 6-j 6-r B-3 
D·cita 0.1trut, Channel 8 (1) 6-h 6-p B-4 
i).':l, t.: . .:: CUtf:Ut, ChanrlC~l A (1) 6-f E-n B-5 
f\1ta o-,1tput, Charm"= I B (1) 6·-e 6~m B-6 
Data Output, Channel c (1) 7-K 7~S A.-8 
Cloc}: Out .rut (1) 7-J 7-R A-7 
Gap D2t:cct Output (1) 7-F 7-N A-5 
l\·::r:1ot~ r;'(~,:ld .'~c lect (2) 8-K 8-H H~l 
n•::n.otc ·,:d.te .Select (2) 8-F 8-D H-·2 
F'i le t,:r·oJ::•'ct Cutput (l) 7-E 7-11 A-4 
"l:.r: it..~~ ~') t.:-:rt: ... t s {3) 7-D 7-L A-3 
Head St:atus (3) 7-1 7-·t A-2 
Rcrr.ote Status (3) 7-k 7-5 A·-l 
Table IV • Co;m0c!:ion Ltst £or Kennedy Tape D2ck Rr!ad Sigoal-3 beb;2~n 
P:-inted Circuit Bo<Jccls ar.d S-!?ac Fron".: Panel 
l. Prin:c:d circuit b,.)a._rcis 416 ~'.r:d ~n e2ch contdin t·.,:elve logic level 
{ lc-:;ic lc·,-cl~ OV ur.d +8V} is ir.put into t:h•: S-P<.cs ( lcgic levels 
([:r:(:: Fiq .. :.re 11 fo-e circuit d("Sc:riptior:.) 
to -c!;e level con'."2rter (hose of the t.rans.istor:} is cor:;:r::-<:t,~d to 
the back b~rr~_i.:r:al while the c:utput ( collectot·) is ccn.r:.ccb:!d to 
?" T•_-;o clcctroni.c switches (see Figure 15) are prr::vid.cd '_:..n pd.ntcd 
c: ~~c\li t bocrd ;;,g to aJ.la.'ll the +1 OV co:r.r.>O!"l line h .... :te short·c-d to 
a':uilaole en the fnmt: p.:mel ~·Jhile the cutp,:ts go to the rear 
3. Bi~~sin9 on tl-cn::e of th~ levc~l converters on cirCl.cit board #7 
•,.;a~; d1d.nsv~d to a llc.r,v the level conve:cb::r to distinguish b2L\o:r: 2n 






SCC-G50 Cowputer SJ.;nal Fun<;tion cc,::p..l tc~ r S-P·-tC Back J-EC5 T.::n·in.ll 
INOO- ACCU!':iU 1 il tor Input A £-01 
TNOl- It " B E-02 
IN02- " " c E-03 
IN03- II II D f.-04 
IN04- " " '1:" F-:-05 OJ 
INOS- " u F E-06 
IN06- " " H E-07 
IN07- " " J E-08 
It-:'03- " " K I-:-09 
J.N09- " If L E-10 
nno- " " 11 E-ll 
INll- .. .. N E·-12 
ACOOB- Accur::'-J l u. tor Cut put p C-01 
/•.COlB- " " a C-0.2 
JI.C02B- II " s C-03 
AC03B- " " T C-04 
AC04B- " " u C-05 
AC05B- tl " v C-06 
AC06B- II " v: C-07 
AC07B- II " X C-08 
ACOSB- " " y C-09 
AC09B- II " z C-10 
Table v •. Connection List for SCC-650 Con,pttb?r Signe1ls bt~t\Joen Co:nputer 




Accuwulator Output a C-11 
AC11B-
" " b C-12 




ZC:RCB081 .. II e G-07 
7£ROil081 " " f G-08 
R04B- Ins b.-uc. Reg. OUtput h C-13 
HOSE- " II " j C-14 
" " " 
k C-15 
.. 
" " 1 
ROCB- " " " m C-17 
H09B- " 
II 
" n C-18 




ICE- I/0 Srror s F.-13 
t 
RT1B- Timinq Pul::;e u D-14 
RT3B- " " v D-15 
HT4B- " " w D-05 












Tal)l~ V.. Connection L~.st: fo::;r SCC-650 Co;,r~:mter S:tgn<:ils between Comp1.1te.r:· 






E:XTil~T- Extern~l Interrupt A.P. E-14 
SDF'i3- Skip on D~\·.icc F1 ag 88 D--07 
DS'l'B- Ir:put r.~vtce Stctus cc D-08 
TF'/'>.B- Trc.;r.cfc:r frcrn Accurrulato CD D-09 
TTAIJ- Tr .-o.n:~f e r to Accurr:J l a tor EE D-10 
i)::vice Reudy (G'ulput) D--11 
R'.!.OB- 'I'imir.g r~ulsc hH D-03 
R'l\?B- " " JJ D-04 
RT6B- II " KK D-06 
I/0 Jr.~;t;:uc:tJon LL D-12 
E-15 
NN E-16 
________ ___J _______ -J 
Tabl~ V. Connection List for SC:C-G50 Cofi'pute:r SirJnals beb....:cE:n Cornputer 
and S-P<:.c Back T(:.!rrrd.n.J.ls (contin"~;cd) 
---------- -------·------.--
.SCC-650 Computer S1<Jna1s 
INOO- 4-K 4-S F--4 
INOl- 1-J 4-R F-3 
IN02- 4--H <1-P :"-2 
IN03- 4-F 4-N F-1 
IN04- 4-E 1-H E-1 
INOS- 4-D 4-L E-2 
1N06- <1-1 4-t E -3 
IN07·- 1-k 1·-S E-4 
IN08·- 4-j 4-r E-S 
I~W9- 4-h 4-p E-6 
INlO- 1-f 4-::1 E-7 
IN11- -1-e 1-m E-8 
ACOOB- 1-K 1-S J-1 
ACOlB- 1-J 1-R J-2 
AC02B- 1-H 1-P J-3 
AC03B- 1-F 1-N J-4 
AC04B- 1-E 1-M J-5 
AC05B- 1-D 1-L J-6 
AC06B- 1-1 1-t J-7 
AC07B- 1-k 1-s J-8 
A COBB- 1-j 1-r K-8 
AC09B- 1-h 1-p K-7 
Table VI~ Connection List for SCC-650 Computer Signals beh;cen Printed 
Circuit Boards and S-Pac Front Panel 
47 
r-·-·--·--·--·------------------t-----· 
Printed Circuit Board S-Pac: Fron 
::;c:C-650 Cc;r~uter Signals 
Ocrtput Panel 
1-f 1-n K-6 
;,cJ lB- 1-e 1-m K-5 
H04B- 2-K 2-S K-4 
R05B- 2-J 2-R K-3 
l•OGB- 2-H 2-P K-2 
R07B- 2-F 2-N K-1 
F::OGB- 2-1'1 L-1 
RG92-· 2-D 2~L L-2 
Rl0.3- 2-1 2--t L-3 
IHlB·- 2-k 2-s L-4 
ICE-- 5-S D-3 
H1'1B·- 3-s G·-8 
ra3B- 3-j 3-·r F-6 
Rl'4E- 2·-f 2-n L-7 
RI'SB- J-h 3-p F-7 
:<1'713·- 3-f 3-n F-8 
.S'lCLr:AR- 3-1 3·-t G-7 
EXT IN'~'- 5-J 5-R D-7 
3-K 3-S G·-1 
DSTB- 3--.J 3-R G-2 
3-H 3-P G-3 
'f'I.'AB- 3-F 3-N G-4 
·-·--------·--------·- ---
·-----------· 
'fuble \'I.. Conr,ecU.on List for ~;cc-650 Conputcr Signals het\-Jeen Pr.i.nted 
Ci..r.cui t Boards and S--Pac Front Panel ( cor:ti:r.ued) 
------------.----·------------
Printed Circuit ?card 
SCC-650 CC!IIf>Uter Signals 
Input Ot:trut }? c r:·~ l 
---------- -------
DRDYB- 3-E 3-:1 G-5 
RTOB- 2-j 2-r L-5 
RT2B- 2-h 2-p L-6 
RT6B- 2-e 2-m :_-8 
ICPB- 3-n 3--L G-6 
DF- 5-H 5-·P D-6 
IDK.DY- 5-F 5-~J D-5 
________ .~,_ _______ __ll._ 
Table VI.. Connection List for SCC--650 Computer SL:;nals bet.,...~en Printed 





ACOO-ACll 12 Bit Accurr.ula.tor Output 
BTCUT Brck~n Tape OUtput 
CLRTBR Cle<J.r Tap2 Buffer Register 
DATIN Dat:a Input to Cornputer 
OF Device Flag Signul to Cv1:1puter 
DICl-DICB 6 Data Input Ch;mne1s to Tape Deck 
DOCl-DOCB 6 Data OUtput Cha."1n~ls fro:n Tar::-e Deck 
DRDY Device Ready Outf.>ut from Computer 
DST Th"'!vice Status Co:nmand 
DS'l'DTA D:::vice Status Data to Cor,-tpu ter 
DTAOUT Data Output from Computer 
DTTRl First Six-bit Trunsfer onto Tape 
D'.PTR2 Second Six-bit Transfer onto Tape 
EOTCUT End of Tape Output 
EPCCUT Echo Parity Check Output 
EXTINT External Int~rrupt 
EXU Execute Corr.mand 
EXUAC Execute Accumulator's Contents 
FPOOT File Protect Output 
GAPFF Gap Flip-Flop 
C':>APIP Gap in Process (during \'l:ci ting) 
GPDOUT Gap Detect Output (during Reading) 
IDRDY Input Device Ready 
'ruble VII.. List of Abbreviations 
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Si.<JI1al Description 
n~c·J-INll 12 Bit Accurnulator Input 
ICE Input-OUtput Error 
IC;P Input-Cutput Instructlon 
L-o2.d~-Forwr.rd !'lc1ke Rec.dy Flip-Flop 
LFCU'!' Load Point Cutput 
H3.gne tic Tape ( I·i·\GTPR + t-iAGTri•l) 
r-·!t--::.::_rnetic Tape Read (decode of R07 .... P.ll) 
r:;,GTF:/ r·:.:"l~jnctic Tape Hrite (decode of R07 ••• Rll) 
1'-:::.c;n~:tic Ta1----c ~:rite Select 
P04-R11 8 Bits of the Instruction Register 
?.DYAGl H·:?<::dy Again l"or the First Time F'lip-Flop 
RDYAG2 R·~c:dy A~ain for the Second 'T'ime Fl.ip-Flop 
!HJYCUT r~r:::::<iy output 
Ri .fl.·JD Remote LocJd Fo~ard 
HRD:rJ:.'F Rc~::et R~c::dy Plip-Flop 
RRWD 
Hs-r.a:r Rc.:.'d Status 
RSTP Rr::verse Stepper 
-------------
':'a.bl0 l'II. List of ,\bbrevic.1tions (cont.i.m.!cd) 
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Signal Description 
SEL Sc lect Cor:unand 
SDF Skip on Device Flag Command 
SRDYFF Set Ready Flip-Flop 
STCLEAR Start, Clear all Flip-Flops 
TO-T6 Cor,~puter Clock Pulses 
TBtWO-TBRll 12 Bit Tape Buffer Register 
TFA Transfer from Accumulator Cor<<rnand 
TFAFF Tra.nsfer from Accumulator Flip-Flop 
TI~1CLR Terminate, Clear all F'lip-Flops 
'I'PRDY Tape Ready Flip-Flop 
Terminate Co~lnand 
TR Transfer ('I'Rl + TR2) 
TfU First Transfer Flip-Flop 
TR2 Second Transfer Flip-Flop 
'I'RANSF Transfer {TFA + TTA) 
TTA 'l'ransfer to Accumulator Command 
Tran.3fer to Accumulator, Fii:st Data Transfer 
TIADT2 Transfer to Accumulator, Second Data Transfer 
Transfer to Accur:mlator Flip-Flop 
TTARLF TTA Remote Load Forvmrd Flip-Flop 
VIS'rA'r \vrite Status 
'tJTCP \"lidc Tape Clock Pulse 
~--------------------~-------------------------------------------------------~ 




'Tl:e CO!Ctpleb; logic dia(]r<:t11S fer th~ Ken,J<~dy Tc:>,pe D2ck controller 
app<c~a-:::- <"~n p-:1ge·s 58 to 78. 
2. TFA D~::~cr.i ptior. ( Sc•e Flgu.r:-c 17. ) 
1,;;;e:n the te.r: deck is initially selected to vll_-.i te, all flip-flops 
:Lr. the controlle-r are clec;red. The r::1gn.etic Top~ \;J:ite S~l.ect flip-
fJ.op (i·1T~:'":.JSL) or:r:i the 'l'uf-'€ Ready flip-flop ('L)rmY) 2re then set. ·n-.e 
·r;~is si~;r~al thu: cond.:i.U.ons t.h13 12-bit trar~r::fct.· fco:n the: accumulator to 
'l'it2) ::,,:::~t:ing TfU and conditioning t1"Je first six--bit tr2.nsfc:-r onto tap2. 
J..t T6 {a C:)npu ter c1cck puls(:) of thr_., sa.t.e 'l.'F'.'\ cv;a.1.:..:;d tl::? 'r.Pl"{DY flip-
flop is rest. 'I'he ID~DY si3nal nv'd indic~tes that t:J-:e controller is no 
lon<Jer .i'~2ady. Then 3. 5 :nillisec'J:1.ds 0fter the TPRDY :flip-·flop hns b~en 
reset, the COl.!nt.er flip--fl':>ps an~ 2<;ain pulsed. 'l'his time TR2 is set 
<.md '1'Rl is reset and the secor;d d.x·-bit transfer j :.; ccndi t5.or.cct. Finally 
after ;:mol:hf~.C 3.5 milliseconds (~elay the TP~DY flip--flop is again set. 
The t.'-'l:>e J:uffer rcgL>ter has also bc::en c1t:<1cCd and the TFA cycle is 















The TFA command has been designed to work .in the clock-step mode 
as a convenience to understanding as well as to troubleshooting. The 
b.;o 3. 5 millisecond delays Hill naturally be unn.:-cessary in this mode 
of operation. As a result the t-wo flip-flops (RDYAGl and RDYAG2) will 
op2rate slightly differently in clock step. The program and explana-
tion app~ar belad. (Refer to pages 58 - 78.) 
1 0734 SEL '34 
'0474 TFA '34 
'2501 JMB ·-1 
'2502 Jf.ffi •-2 
SEL•TO: $ R register is filled $ 
SEL•T2: $ All flip-flops are cleared $ 
SELaT4: 1'-ll'F:JSL <t-1 
SEL,.TG: TPRDY ~ 1 
$ R register is cleared $ 
$ R rc:-gister is filled $, TF AFF -c:l-1 , IDRDY--::!-1 
DRDY~l, $ Tcpe Buffer register is filled $ 
TFA•T6: TPRDY ...._'1- 0 $ Conditions a 3.5 millisecond delay $, 
IDRDY' <f.- 0 
TFA•T7: 'l'lU-4---1, $ Data input to tnpc deck $ 
l 
RDYAGl~-1 
T2: TRl~ 0, TR24-l $ Con,Jitions a 3.5 millisecond 
delay $, $ Data input to h:pe deck $ 
T4: RDYAGl <!- 0 
1 
T2 + 3.5 msec. RDYAG2 ~1 
T6: RDYAG2 <:::- 0, 'IR2 ~- 0, T;" HDY <•1- 1, Tl-,AFF <IIC'l- 0, 
$ Tape Eu=fer r~gist~r is cleared $ 
3. TTA D2scription (See Figure 18.) 
i:lhen the tape deck is initially selected to .r·ea.d, all flip--flops 
in the controller are cleared. Tine Y·1r~n >tl' c "'1"' "" R d s 1 t fli •... ~ ,_ cp-c .. ea . c cc p-
flop ( f·ii'.2RSL) is then s~~t and remains in thE. set cc1ndi tion as long as 
th~ tc:;.pe deck is in the read mode. T.'le first T1'A co:r.mand .sturts the 
tape n;C)·,.:ing in search of a tar~ clock pulse (TCP) and th~ six bits of 
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1nfonnation coincident with it. 'Ihe first TCP pulses tl'-.~ count~r flip-
-flops I'I'Rl and TH2) setting 'l'Hl and conditioning tr:e first six-bit 
1:r·,~:-~sfer from the tape deck into the tape l:uffer register. The scco'lld 
'l'CP c_:g.:1in pulses the c0unter flip-flops setting TR2 and resetting TRl. 
Six r;>ore bits are then tr.:..nsh~rred into the contt·oller and c:~n IDRDY 
signal is sent to the co;r:puter indicating that a 12-bit ...:ord has bce:-1 
assembled and is ready to be transferred. 1r.e next TTA co:::-..:n<Jnd \-Jill 
l:hen fill the accumulator and send a IJ:<DY signal to the controllel.-. 
Th1s rc:ignal wlll reset TPRDY, TR2, and the entir-e tap~ buffer register. 
'fr.e cycle is nO\oJ ready to rep2at itself. 
The timing diagram in Figure 19 provides em easy check on the 
circuit's performance. Alternate 12-bit words consjsting of all ONES 
and then all ZEROS were written on the tape. 
4. Location of S-Pac Cards 
Table VIII contains tJ-,e information necessary to locate a par-
ticular logic card in the S-Pac cubinet. Toe firs-t digit of the 
---11 
1 ~'i.~,p~·~J -. =r=>· 
", ~ ~ l ~ 
f1),.-..,;J .. _.., ~- -·--·· 
J. ...... - ---
'T'I'·AJ._ 
fi',i)') 









F'ic:JU.t'C 18. Simplified ~lay Loop for TTA Ccrr.mand 
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57 
thrcc-digi t location ml!-;her indicates the r C.ick (tit?Fber 1 is the: top 
ra.cl<, nu1rb<::r 2 is the bottom rack). The next h:o diyi. ts indicate the 
slot nu.rr.b'~r (there are 28 slots in each rack). 


































1~08E- ---- I..Cl 
!~O:JB- --- tCl 
?10J-- --B---:_.o_~ 
•. ,., '-::1 {~l l. • .. LL·- -- '"·~· 
1W7 
Bon --'-0'-'1-t__~ 
hl1--il43. 1,1 102 .-:.,.J 
rnp _X 
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.~,., , 
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fT!~ 'l .• 
... l. ~ ' 
T( l. / 
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4·-- ' 
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~-~ c ·~f..) t ~ 
('; ... 
4 • (~ 
c:~cc.~t 
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j\t.;,.-:;,_,_l 
:_·,~lr-'+ 
- ·~· .... 
'l'F'/~B- FJ rB 12 
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AGlOB- EJ~---- L ~:o ?7 tClO 
/.CllE- EJ~-----~· ACll 
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File G-Prc teet-- J.C3 YPOD'T 
Output 
.S1d of & 
'i'"-rc---,_ L ,AC· J 3 - F:OTOljT 
Output · L__ 
11ri te 
--G--1lSTA'r Load [3 · Poi,.... T C "l. --L'll<'~UT .... ·- .. l ..,---. -J J ..... ... v 
Cu~lJUt 
Rend. 
2er.ote l3\"'3 ., 7 -c-T"T 
...,ta tu.:'3 C' --1 . .- J ---!t.:'''-' .1 
. IOE-
FY"c·rr -~·-2 2'I t~ -· \.. .lj_ 101 - ----- Ll· 2 
I;;'rFdSL 29 ::'"''l'I'~T-------h~ l 
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-~,C1 ] -- DICt. 
09 [T~~~1L 'j .1ICA 
J)lCB 
13 
.,1) 1~-1. '·· -- '.)1 
.. ~ 22.3 ..::.~.· 
..,., ........ rJ ~ r~ J.··l {,,._. __ ... __ _ 
A08 
[ ,.,.., '. J....•.; 
r: ... '.,. 11---'---·-'-· : -. 1' 
PC B J.!: • 06 - f'':'fp 
---;::;, l~-- .t .. J 
222 
l9 
AG9~1l 105 16 
r.'Y,lT t ~ 13 













































































~~;,~;D Ty:.:.r.: 2 F-'C 
Die~~(:! P;•c 
~JA~~D Typ-.! l Pu,: 
w-.rm Ty::.e 2 ?oc 
i·J.~.~-: D Ty~"<-:: 2 Pac 
i ~,', ~-~!) Tyr .. '"! 2 Pac 
!;,\~0 Tn.c 2 PAC 
iJ:\1'~0 Type 2 Pac 
---4----- -----------~~--------------- ---------
'rable VIII. LocatJon of S-Pac Cards 
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,. r--·----------------.----------------
I I.~.)(; a tl on i·i.Jd.e 1 ~o. D~scr:.iption -----+----------------~ --------------------------·-
124 DI-20 tVSD Typ2 2 Pac 
125 FF-35 Basic Flip-Flop Fac 
126 FF-35 B;:~.sic Flip-Flop Pr~c 
127 FF--35 Basic F'lip-Fl op Pac 
128 DI-20 N:'\ND Ty~ ?. Pac 
201 PA-30 Po.'>'er Amplifie~r Pac 
202 PA-30 PfJ'd<..;r Amplif.i.er P<"c 




2.07 Nl.ND 'l'ypr! 1 ?a.c: 
208 D.M-20 







216 DI-20 NAND Tyf">C ?. PuC 
217 
:ns 
Table VIII. Location of S-Pac Car.ds (continued) 
Bl 
---------------·--
Location H:x!;~l No. i)c!o:._:rj pt icn 
-----~--------
219 
220 DN-35 NA~m Ty~ 1 Pac 
221 DI-20 N!·.!W Typ~ 2 Pac 
222 BC-35 Counter Pee 
223 DN-20 NI\ND Type 1 Pac 
224 PA-30 Fo-.·J~r tDplificr Pac 
225 DN-20 NMW 'l'yp·~ 1 Pac 
226 DI-20 N:.Jm Type 2 Pn.c 
227 DI-20 N;'\:-.JD 'l.'yp.~ 2 Pac 
228 DI-20 NJ1:m Typ:! 2 P·3.C 
rruble VIII. Location of S-Pac Cards (continued} 
APPENDIX E 
Gop Irtfon:ation 
At +-J1e c:-1d of each r0cord, a longitu~linul check charectt:r (I.J:C) 
::.s t·r;co:~:dcd in t:he ga.p four ch.::,racte:r span::!s after ·t:::J1e last data 
c::1-:\ructer • '[';"liS cr:2Ck charu.cler is SUCh as to m::.ke the total nt.:.r.iber 
of bits recorded in any tra6c even for that block. 'J'his is zmoti1er 
ch0ck fco.i::ure of use in detecting er.rors. If a.D End of Record Gap 
is red ng prc<~··)ced, 0. 75 inches of tape is erased (see Fi~'Ure 20). 
82 
:t.:f ;:m r~nd oc"" }~ile Gap is being produced 2.5 inches of l-.upe .is erasc~d, 
a file rnc.!:k ( oc:tal 71) is wri ttcm and follc·,..;ed c'tftc:e :f(JUC character 
spe.ccs by its LCC ( LJ•other octal 74), aild then c.~';.(Yti~er 0. 75 inch~s of 
fUJt" blr-rJ: 






·.,: I , . 
.. I A 
.I 
I 
I I I .I 
X 1 X ,x 1,{ 1 X 







J. •l :1 1. I 0 I 
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1 I 1 1 1 0 
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En-:i of File Gap 

















Char • Sf,.~1CeS 
LCC 
2. S i:-wh:::s 
cf bl,:I:k 
tar-e 
I.' our 1:1lc_lT!j.~ 
::}Jar • Sl.)3C(~$ 
r.cc 
~ inch0s 


























































Negative of number 
of locations 
Select }:1\GTP~i 
Hri te header lclbel 
onto tape 
Calculate negative 
of nurnber of 
locations 
\·lr-i te program onto 
tape 
De terrnine when tl:e 




0377 SRXC 7,2 
2!02 J!'iF' •+2 
Co:r:pare first i:':JO 
2110 \...11~ •+10 data \>JC•rds with the 
header label 
4120 !viTN •+20 
2510 JI·1B •-10 
0414 TTA 14 
2501 J.f'IIB •-1 
Find the beginning 
0554 SDF 14 of the! next gap 
2514 JJV'S ·-14 
2504 JI-13 ·-4 
0414 TTA 14 
2102 JI·'iF •+2 
2502 .... T:'B •-2 
Loa-:! th<c~ desired 
3600 STA •00 prcgr.am int_o t.he 
computer at the 
4000 !'liN 00 specified location 
4003 MIN 03 
2506 JMB •-6 
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